

NAME: R.Abhilash

Email:rathnaabhilash@gmail.com
Mobile:9347394572

DESIGN VERIFICATION ENGINEER

Seeking a position in the area of design verification. Currently working in Simplex System Limited and previously worked in INTEL with a total of 4 years of experience.

CORE COMPETENCY

- Proficient with Digital electronics, Verilog, SystemVerilog and UVM.
- Worked on IP level verification using UVM.
- Experience with constrained randomization, Assertions.
- Extensive knowledge and experience with protocols- APB, AHB, AXI Interface
- Good hold on Higher Level Language- C
- Experience with EDA tools like Synopsys (VCS & Verdi)

EXPERIENCE

Client:INTEL (Payroll: CYIENT)

Senior Engineer –Design Verification (MAR/2023 – CURRENT)

- Worked on SideBand interface Verification.
- As verification engineer took ownership of items which includes – Test-plan creation
- Reporting of RTL bugs, writing UVM based testcases to verify the listed features to enhance the verification setup.
- Executing Regressions and Debugging Fails.

Client: INTEL (Payroll: CHIPSOLVE TECHNOLOGY) (JUL/2022 – SEP/2023), Hyderabad, India
Design Verification Engineer, (JUL/2022 – SEPT/2023)

Worked in a team to develop and verify 10GE MAC.

Ethernet DEVELOPMENT USING UVM & SYSTEMVERILOG

- Worked on Ten GE MAC.
- Verified the features and test case.
- Debugging the RTL.

Client: INTEL (Payroll: CHIPSOLVE TECHNOLOGY) (JUL/2021 – SEP/2022), Hyderabad, India
Design Verification Engineer, (JUL/2021 – SEPT/2022)

Worked in a team to develop and verify AXI.

AXI DEVELOPMENT USING UVM & SYSTEMVERILOG

- Master & Slave VIP development for AXI 3.0 protocol on UVM based environment from scratch.
- Verified the AXI VIP by connecting Master and Slave back-to-back in multiple masters and multiple slave configurations. Tested for all the features supported under AXI_LITE protocol.
- Test cases has been coded to target all the AXI features such as- all types of burst transfers with different transfer sizes supported by AXI, locked transfers.
- Test case coding, Protocol checks and Monitor and scoreboard development.
Simulation Tool- Synopsys (VCS)

Client: INTEL (Payroll: CHIPSOLVE TECHNOLOGY) (JUL/2020 – SEP/2021), Hyderabad, India
Design Verification Engineer, (JUL/2020 – SEPT/2021)

Worked in a team to develop and verify USB.

USB DEVELOPMENT USING UVM & SYSTEMVERILOG

- Verified the features and test cases.
- Executing Regressions and Debugging Fails.

EDUCATION

B V Raju Institute of Technology, Vishnupur, Narsapur

M-TECH, VLSI 2012-2014 PERCENTAGE-69/100

Balaji Institution of Technology & Science ,Narsampet, CGPA- 7.58/10

India

B-TECH, Electronics & Communication Engineer Aug 2008 - Jun 2012 PERCENTAGE- 58.99/100

SR Jr. College, Hanamkonda, India

12TH, May 2006 - April 2008 CGPA- 61.40/10

National High School, Hanamkonda, India

10TH, Mar 2005 - April 2006 CGPA- 7.50/10

TECHNICAL SKILLS

PROGRAMMING LANGUAGES- C, Verilog, System Verilog, UVM(Universal Verification Methodology)

OTHERS- Digital electronics, VLSI design flow, Gvim